Abstract-In this letter, we report on the use of the sharp selectivity of HF anodic etching between p-Si and n-Si to realize monocrystalline silicon microstructures, in this case suspended beams, making use of masked implantation of phosphorous for the definition of the geometry. We are convinced that this technology offers new opportunities in the field of micromachining of silicon for micromechanical applications. The technology is complementary to bulk micromachining (anisotropic KOH or EDP etching, or isotropic HF/HNO, etching) and surface micromachining with sacrificial-layer techniques.
I. INTRODUCTION
F ANODIC etching of silicon has been used for many H years for preparing mirror-like surfaces (polishing), thinning of wafers, and realizing thick porous layers and SO1 structures.
Electrochemical and electronic processes near the interface silicon/etchant are involved in the rather complicated reaction mechanism of this etching process. The parameters defining the etch rate are dopant (type and concentration), temperature, applied voltages, HF concentration, and difision of reactants and reaction products in the etchant [l].
The etch rate appears to be strongly dependent on dopant concentration (see Fig. 1 ). Some researchers reported on HF etching for micromechanical applications [2] - [4] , all of them making use of n epilayers on n+ substrates and exploiting the selectivity between n-Si and n+-Si. Here we report on using the sharp selectivity of HF anodic etching between p-Si and n-Si to realize monocrystalline silicon microstructures.
EXPERIMENTS
Starting with a (100) p-wafer ( N A = 1.4 * 10i5/cm3), regions are implanted with phosphorous using positive photoresist as a mask. Fig. 2 shows the doping profile of the phosphorous-implanted regions. After removing the resist and annealing, an aluminum layer is deposited on the reverse side to serve as an ohmic contact to the p-substrate. This aluminum layer is partly covered with a protective resist layer.
The wafer is immersed in a 5% aqueous HF solution at room temperature (see Fig. 3(a) ). A positive voltage of 1.5 V (with respect to a platinum electrode in contact with the etchant) is applied to the aluminum. The current density at the silicon-solution interface during etching is approximately 0.1 A/cm2. The surface area being etched is approximately 0.25 cm2, and the size of the platinum electrode is 4 x 5 cm2. Etching is stopped just before the widest beams are completely undercut. The sample structure is depicted in Fig.  3@ ). Close-up of the etched wafer; cross-sectional view of the undercut n-Si beams.
111. RESULTS AND DISCUSSION Fig. 4(a) shows some etched beams, 1.0 pm thick (the thickness of the implanted n-layer as calculated from doping conditions equals approximately 1.1 pm), 2 mm long, with varying widths (10, 20, and 30 pm). The thickness of the beams is very well-defined and uniform (see Fig. 4(b) ). Fig. 1 is valid for applied voltages in the order of 10 V. In our case, the applied voltage is much lower (1.5 V). Consequently, formation of porous silicon will occur at higher doping levels (N' > 10l8 cm3). The maximum doping level in the implanted layer is approximately 2.2 10"/cm2. Etching stops as the etch front reaches the edge of the implanted layer where the doping level is low (Fig. 2) .
The etch-stop mechanism involved differs from that of the frequently used "p-n stop" in KOH etching of silicon. The etch selectivity is due entirely to the doping dependence of etching and not to some effect of the p-n diode; even if the n-layer is contacted, the n-doped silicon is not etched.
The etched surfaces are very smooth (polishing effect). The etching process is isotropic, as can be seen from the curved surfaces at the edges, and the etching rate is approximately 1.5 pm/min.
IV. CONCLUSION
We have shown the feasibility of realizing monocrystalline low-doped silicon microstructures, in this case underetched beams, in an anodic HF etching process by exploiting the dopant selectivity of the etching rate between p-Si and n-Si, using masked implantation of phosphorous in a p-type wafer for the definition of the geometry of the microstructure. The etching process is IC compatible, since no metal ions are present as in alkaline (e.g., KOH) solutions. It is a roomtemperature process. Photoresist can be employed as an etching mask since the etchant in this electrochemical process is much milder than in more degrading solutions used for chemical etching of silicon. Unlike electrodeless etching, the etching time can be defined very accurately since the starting and stopping points of time can be controlled by switching the voltage on and off, respectively. We are convinced that the technology offers new opportunities in the field of micromachining of silicon for micromechanical applications. It is complementary to the well-known techniques of bulk micromachining (anisotropic KOH etching or EDP etching, or isotropic HF/HNO, etching) and surface micromachining with sacrificial-layer techniques. Its main advantage is the ability to form low-doped monocrystalline structures with well-defined geometries, oriented independent of the crystal orientation, since the etching process is isotropic.
Currently, we are preparing a full paper on this work [5], in which the experiments, results, and electrochemistry of the etching process will be presented and discussed in more detail. A further exploration of the technology is in progress -.
--it is being applied to realize other structures.
